• Home
• com.airbus-cyber-security.graylog
• graylog-plugin-alert-wizard
• 5.2.1
• source code

×

Project download

Many resources are needed to download a project. Please understand that we have to compensate our server costs. Thank you in advance.
Project price only 1 $

You can buy this project and download/modify it how often you want.

ber-security.graylog.graylog-plugin-alert-wizard.5.2.1.source-code.71f39fefd16025c224fe31cdb352ae01.js.map Maven / Gradle / Ivy

{"version":3,"sources":["webpack://AlertWizard/71f39fefd16025c224fe31cdb352ae01.js"],"sourcesContent":["ace.define(\"ace/mode/vhdl_highlight_rules\",[\"require\",\"exports\",\"module\",\"ace/lib/oop\",\"ace/mode/text_highlight_rules\"], function(require, exports, module){\"use strict\";\nvar oop = require(\"../lib/oop\");\nvar TextHighlightRules = require(\"./text_highlight_rules\").TextHighlightRules;\nvar VHDLHighlightRules = function () {\n    var keywords = \"access|after|alias|all|architecture|assert|attribute|\" +\n        \"begin|block|body|buffer|bus|case|component|configuration|\" +\n        \"context|disconnect|downto|else|elsif|end|entity|exit|\" +\n        \"file|for|force|function|generate|generic|group|guarded|\" +\n        \"if|impure|in|inertial|inout|is|label|library|linkage|\" +\n        \"literal|loop|map|new|next|of|on|or|open|others|out|\" +\n        \"package|parameter|port|postponed|procedure|process|\" +\n        \"protected|pure|range|record|register|reject|release|\" +\n        \"report|return|select|severity|shared|signal|subtype|then|\" +\n        \"to|transport|type|unaffected|units|until|use|variable|\" +\n        \"wait|when|while|with\";\n    var storageType = \"bit|bit_vector|boolean|character|integer|line|natural|\" +\n        \"positive|real|register|signed|std_logic|\" +\n        \"std_logic_vector|string||text|time|unsigned\";\n    var storageModifiers = \"array|constant\";\n    var keywordOperators = \"abs|and|mod|nand|nor|not|rem|rol|ror|sla|sll|sra\" +\n        \"srl|xnor|xor\";\n    var builtinConstants = (\"true|false|null\");\n    var keywordMapper = this.createKeywordMapper({\n        \"keyword.operator\": keywordOperators,\n        \"keyword\": keywords,\n        \"constant.language\": builtinConstants,\n        \"storage.modifier\": storageModifiers,\n        \"storage.type\": storageType\n    }, \"identifier\", true);\n    this.$rules = {\n        \"start\": [{\n                token: \"comment\",\n                regex: \"--.*$\"\n            }, {\n                token: \"string\",\n                regex: '\".*?\"'\n            }, {\n                token: \"string\",\n                regex: \"'.*?'\"\n            }, {\n                token: \"constant.numeric\",\n                regex: \"[+-]?\\\\d+(?:(?:\\\\.\\\\d*)?(?:[eE][+-]?\\\\d+)?)?\\\\b\"\n            }, {\n                token: \"keyword\",\n                regex: \"\\\\s*(?:library|package|use)\\\\b\"\n            }, {\n                token: keywordMapper,\n                regex: \"[a-zA-Z_$][a-zA-Z0-9_$]*\\\\b\"\n            }, {\n                token: \"keyword.operator\",\n                regex: \"&|\\\\*|\\\\+|\\\\-|\\\\/|<|=|>|\\\\||=>|\\\\*\\\\*|:=|\\\\/=|>=|<=|<>\"\n            }, {\n                token: \"punctuation.operator\",\n                regex: \"\\\\'|\\\\:|\\\\,|\\\\;|\\\\.\"\n            }, {\n                token: \"paren.lparen\",\n                regex: \"[[(]\"\n            }, {\n                token: \"paren.rparen\",\n                regex: \"[\\\\])]\"\n            }, {\n                token: \"text\",\n                regex: \"\\\\s+\"\n            }]\n    };\n};\noop.inherits(VHDLHighlightRules, TextHighlightRules);\nexports.VHDLHighlightRules = VHDLHighlightRules;\n\n});\n\nace.define(\"ace/mode/vhdl\",[\"require\",\"exports\",\"module\",\"ace/lib/oop\",\"ace/mode/text\",\"ace/mode/vhdl_highlight_rules\"], function(require, exports, module){\"use strict\";\nvar oop = require(\"../lib/oop\");\nvar TextMode = require(\"./text\").Mode;\nvar VHDLHighlightRules = require(\"./vhdl_highlight_rules\").VHDLHighlightRules;\nvar Mode = function () {\n    this.HighlightRules = VHDLHighlightRules;\n    this.$behaviour = this.$defaultBehaviour;\n};\noop.inherits(Mode, TextMode);\n(function () {\n    this.lineCommentStart = \"--\";\n    this.$id = \"ace/mode/vhdl\";\n}).call(Mode.prototype);\nexports.Mode = Mode;\n\n});                (function() {\n                    ace.require([\"ace/mode/vhdl\"], function(m) {\n                        if (typeof module == \"object\" && typeof exports == \"object\" && module) {\n                            module.exports = m;\n                        }\n                    });\n                })();\n            "],"mappings":"oEAAA,IAAAA,EAAAC,EAAA,CAAAC,EAAAC,IAAA,KAAI,OAAO,gCAAgC,CAAC,UAAU,UAAU,SAAS,cAAc,+BAA+B,EAAG,SAASC,EAASF,EAASC,EAAO,CAAC,aAC5J,IAAIE,EAAMD,EAAQ,YAAY,EAC1BE,EAAqBF,EAAQ,wBAAwB,EAAE,mBACvDG,EAAqB,UAAY,CACjC,IAAIC,EAAW,+iBAWXC,EAAc,4IAGdC,EAAmB,iBACnBC,EAAmB,+DAEnBC,EAAoB,kBACpBC,EAAgB,KAAK,oBAAoB,CACzC,mBAAoBF,EACpB,QAAWH,EACX,oBAAqBI,EACrB,mBAAoBF,EACpB,eAAgBD,CACpB,EAAG,aAAc,EAAI,EACrB,KAAK,OAAS,CACV,MAAS,CAAC,CACF,MAAO,UACP,MAAO,OACX,EAAG,CACC,MAAO,SACP,MAAO,OACX,EAAG,CACC,MAAO,SACP,MAAO,OACX,EAAG,CACC,MAAO,mBACP,MAAO,iDACX,EAAG,CACC,MAAO,UACP,MAAO,gCACX,EAAG,CACC,MAAOI,EACP,MAAO,6BACX,EAAG,CACC,MAAO,mBACP,MAAO,wDACX,EAAG,CACC,MAAO,uBACP,MAAO,qBACX,EAAG,CACC,MAAO,eACP,MAAO,MACX,EAAG,CACC,MAAO,eACP,MAAO,QACX,EAAG,CACC,MAAO,OACP,MAAO,MACX,CAAC,CACT,CACJ,EACAR,EAAI,SAASE,EAAoBD,CAAkB,EACnDJ,EAAQ,mBAAqBK,CAE7B,CAAC,EAED,IAAI,OAAO,gBAAgB,CAAC,UAAU,UAAU,SAAS,cAAc,gBAAgB,+BAA+B,EAAG,SAASH,EAASF,EAASC,EAAO,CAAC,aAC5J,IAAIE,EAAMD,EAAQ,YAAY,EAC1BU,EAAWV,EAAQ,QAAQ,EAAE,KAC7BG,EAAqBH,EAAQ,wBAAwB,EAAE,mBACvDW,EAAO,UAAY,CACnB,KAAK,eAAiBR,EACtB,KAAK,WAAa,KAAK,iBAC3B,EACAF,EAAI,SAASU,EAAMD,CAAQ,EAC1B,UAAY,CACT,KAAK,iBAAmB,KACxB,KAAK,IAAM,eACf,EAAG,KAAKC,EAAK,SAAS,EACtBb,EAAQ,KAAOa,CAEf,CAAC,GAAmB,UAAW,CACX,IAAI,QAAQ,CAAC,eAAe,EAAG,SAASC,EAAG,CACnC,OAAOb,GAAU,UAAY,OAAOD,GAAW,UAAYC,IAC3DA,EAAO,QAAUa,EAEzB,CAAC,CACL,GAAG","names":["require_f39fefd16025c224fe31cdb352ae01","__commonJSMin","exports","module","require","oop","TextHighlightRules","VHDLHighlightRules","keywords","storageType","storageModifiers","keywordOperators","builtinConstants","keywordMapper","TextMode","Mode","m"],"sourceRoot":"","file":"71f39fefd16025c224fe31cdb352ae01.js"}