• Home
• com.diozero
• diozero-core
• 1.4.1
• source code
• xunlong_orangepi-zero-plus.txt

×

Project download

Many resources are needed to download a project. Please understand that we have to compensate our server costs. Thank you in advance.
Project price only 1 $

You can buy this project and download/modify it how often you want.

boarddefs.xunlong_orangepi-zero-plus.txt Maven / Gradle / Ivy

# https://linux-sunxi.org/Xunlong_Orange_Pi_Zero_Plus
# https://github.com/orangepi-xunlong/wiringOP#orange-pi-zero-plus
# http://www.orangepi.org/html/hardWare/computerAndMicrocontrollers/details/Orange-Pi-Zero-Plus.html

General, DEFAULT, 1, 3v3
General, DEFAULT, 2, 5v
General, DEFAULT, 4, 5v
General, DEFAULT, 6, GND
General, DEFAULT, 9, GND
General, DEFAULT, 14, GND
General, DEFAULT, 17, 3v3
General, DEFAULT, 20, GND
General, DEFAULT, 25, GND

# GPIO, Header, GPIO#, Name, Physical Pin, Chip, Line, Modes
GPIO, DEFAULT, 12, I2C0_SDA, 3, 1, 12, DIGITAL_INPUT | DIGITAL_OUTPUT    # PA12 (12): TWI0_SDA (2)
GPIO, DEFAULT, 11, I2C0_SCL, 5, 1, 11, DIGITAL_INPUT | DIGITAL_OUTPUT    # PA11 (11): TWI0_SCK (2)
PWM, DEFAULT, 6, PWM1, 7, 1, 6, 0, 1, DIGITAL_INPUT | DIGITAL_OUTPUT | PWM_OUTPUT # PA6 (6): PWM1 (3)
GPIO, DEFAULT, 198, UART1_TX, 8, 1, 198, DIGITAL_INPUT | DIGITAL_OUTPUT  # PG6 (198): UART1_TX (2)
GPIO, DEFAULT, 199, UART1_RX, 10, 1, 199, DIGITAL_INPUT | DIGITAL_OUTPUT # PG7 (199): UART1_RX (2)
GPIO, DEFAULT, 1, UART2_RX, 11, 1, 1, DIGITAL_INPUT | DIGITAL_OUTPUT     # PA1 (1): UART2_RX (2)
GPIO, DEFAULT, 7, PA7, 12, 1, 7, DIGITAL_INPUT | DIGITAL_OUTPUT          # PA7 (7)
GPIO, DEFAULT, 0, UART2_TX, 13, 1, 0, DIGITAL_INPUT | DIGITAL_OUTPUT     # PA0 (0): UART2_TX (2)
GPIO, DEFAULT, 3, UART2_CTS, 15, 1, 3, DIGITAL_INPUT | DIGITAL_OUTPUT    # PA3 (3): UART2_CTS (2)
GPIO, DEFAULT, 19, I2C1_SDA, 16, 1, 19, DIGITAL_INPUT | DIGITAL_OUTPUT   # PA19 (19): TWI1_SDA (3)
GPIO, DEFAULT, 18, I2C1_SCL, 18, 1, 18, DIGITAL_INPUT | DIGITAL_OUTPUT   # PA18 (18): TWI1_SCK (3)
GPIO, DEFAULT, 15, SPI1_MOSI, 19, 1, 15, DIGITAL_INPUT | DIGITAL_OUTPUT  # PA15 (15): SPI1_MOSI (2), UART3_RTS (3)
GPIO, DEFAULT, 16, SPI1_MISO, 21, 1, 16, DIGITAL_INPUT | DIGITAL_OUTPUT  # PA16 (16): SPI1_MISO (2), UART3_CTS (3)
GPIO, DEFAULT, 2, UART2_RTS, 22, 1, 2, DIGITAL_INPUT | DIGITAL_OUTPUT    # PA2 (2): UART2_RTS (2)
GPIO, DEFAULT, 14, SPI1_CLK, 23, 1, 14, DIGITAL_INPUT | DIGITAL_OUTPUT   # PA14 (14): SPI1_CLK (2), UART3_RX (3)
GPIO, DEFAULT, 13, SPI1_CS, 24, 1, 13, DIGITAL_INPUT | DIGITAL_OUTPUT    # PA13 (13): SPI1_CS (2), UART3_TX (3)
GPIO, DEFAULT, 10, PA10, 26, 1, 10, DIGITAL_INPUT | DIGITAL_OUTPUT       # PA10 (10)