org.graalvm.compiler.hotspot.amd64.AMD64HotSpotPushInterpreterFrameOp Maven / Gradle / Ivy
/*
* Copyright (c) 2013, 2018, Oracle and/or its affiliates. All rights reserved.
* DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
*
* This code is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License version 2 only, as
* published by the Free Software Foundation. Oracle designates this
* particular file as subject to the "Classpath" exception as provided
* by Oracle in the LICENSE file that accompanied this code.
*
* This code is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* version 2 for more details (a copy is included in the LICENSE file that
* accompanied this code).
*
* You should have received a copy of the GNU General Public License version
* 2 along with this work; if not, write to the Free Software Foundation,
* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
*
* Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
* or visit www.oracle.com if you need additional information or have any
* questions.
*/
package org.graalvm.compiler.hotspot.amd64;
import static org.graalvm.compiler.lir.LIRInstruction.OperandFlag.REG;
import static jdk.vm.ci.amd64.AMD64.rsp;
import static jdk.vm.ci.code.ValueUtil.asRegister;
import org.graalvm.compiler.asm.amd64.AMD64Address;
import org.graalvm.compiler.asm.amd64.AMD64MacroAssembler;
import org.graalvm.compiler.hotspot.GraalHotSpotVMConfig;
import org.graalvm.compiler.lir.LIRInstructionClass;
import org.graalvm.compiler.lir.Opcode;
import org.graalvm.compiler.lir.amd64.AMD64LIRInstruction;
import org.graalvm.compiler.lir.asm.CompilationResultBuilder;
import jdk.vm.ci.code.Register;
import jdk.vm.ci.meta.AllocatableValue;
/**
* Pushes an interpreter frame to the stack.
*/
@Opcode("PUSH_INTERPRETER_FRAME")
final class AMD64HotSpotPushInterpreterFrameOp extends AMD64LIRInstruction {
public static final LIRInstructionClass TYPE = LIRInstructionClass.create(AMD64HotSpotPushInterpreterFrameOp.class);
@Alive(REG) AllocatableValue frameSize;
@Alive(REG) AllocatableValue framePc;
@Alive(REG) AllocatableValue senderSp;
@Alive(REG) AllocatableValue initialInfo;
private final GraalHotSpotVMConfig config;
AMD64HotSpotPushInterpreterFrameOp(AllocatableValue frameSize, AllocatableValue framePc, AllocatableValue senderSp, AllocatableValue initialInfo, GraalHotSpotVMConfig config) {
super(TYPE);
this.frameSize = frameSize;
this.framePc = framePc;
this.senderSp = senderSp;
this.initialInfo = initialInfo;
this.config = config;
}
@Override
public void emitCode(CompilationResultBuilder crb, AMD64MacroAssembler masm) {
final Register frameSizeRegister = asRegister(frameSize);
final Register framePcRegister = asRegister(framePc);
final Register senderSpRegister = asRegister(senderSp);
final Register initialInfoRegister = asRegister(initialInfo);
final int wordSize = 8;
// We'll push PC and BP by hand.
masm.subq(frameSizeRegister, 2 * wordSize);
// Push return address.
masm.push(framePcRegister);
// Prolog
masm.push(initialInfoRegister);
masm.movq(initialInfoRegister, rsp);
masm.subq(rsp, frameSizeRegister);
// This value is corrected by layout_activation_impl.
masm.movptr(new AMD64Address(initialInfoRegister, config.frameInterpreterFrameLastSpOffset * wordSize), 0);
// Make the frame walkable.
masm.movq(new AMD64Address(initialInfoRegister, config.frameInterpreterFrameSenderSpOffset * wordSize), senderSpRegister);
}
}
© 2015 - 2025 Weber Informatics LLC | Privacy Policy